

ANALOG INPUT DEVICE

Patent Number: JP7281824
Publication date: 1995-10-27
Inventor(s): MINAMI KIYOSHI
Applicant(s): NAMCO LTD
Requested Patent: ☐ JP7281824
Application Number: JP19940096956 19940411
Priority Number(s):
IPC Classification: G06F3/033
EC Classification:
Equivalents:

Abstract

PURPOSE: To improve the position resolution of without making the mechanical structure of the analog input device complex or increasing the whole shape of the device by electrically enlarging the output range of a variable resistor, etc.
CONSTITUTION: Upper-limit reference voltages X_{max} and Y_{max} and lower-limit reference voltages X_{min} and Y_{min} are generated corresponding to the maximum limit values and minimum limit values of the output voltages V_x and V_y from variable resistors 4a and 4b which vary in resistance value according to the motion of an input lever, and they are set as the upper-limit and lower-limit reference voltages of A/D converters 10 and 11. And, the A/D converters 10 and 11 convert the actual voltages V_x and V_y of the variable resistors 4a and 4b into digital signals of 0-255 (8 bits) on the basis of the upper-limit and lower-limit reference voltages. Thus, the output voltage ranges of the variable resistors 4a and 4b are electrically expanded.

Data supplied from the esp@cenet database - 12